This Page Is Inserted by IFW Operations and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problems Mailbox.





PATENT ABSTRACTS OF JAPAN

(11) Publication number:

08097468 A

(43) Date of publication of application: 12.04.96 at

(51) Int. CI

H01L 33/00 H01S 3/18

(21) Application number: 06233179

(71) Applicant:

ROHM CO LTD

(22) Date of filing: 28.09.94

(72) Inventor:

SHAKUDA YUKIO


(54) SEMICONDUCTOR LIGHT EMITTING DEVICE

(57) Abstract:

PURPOSE: To reduce the contact resistance between a positive side electrode and a contact layer and lower the operation voltage of a semiconductor light emitting device.

CONSTITUTION: A light emitting part which includes at least an n-type layer and a p-type layer is provided on a substrate 1 and, further, gallium nitride system compound semiconductor layers 3, 4, 5 and 6 are built up on the substrate 1 and a negative side electrode 9 and a positive side electrode 8 which are connected to the n-type layer and the p-type layer respectively are provided. The surface of a contact layer 7 on which the positive side electrode is provided is made of p-type $ln_xGa_{1-x}N$ (0<x<1), p-type GaAs, p-type GaP, p-type $\ln_{_{V}}$ Ga $_{1\text{-}_{V}}$ As (0<y<1) or p-type $\ln_{_{V}}$ Ga_{1-v}P (0<y<1).

COPYRIGHT: (C)1996,JPO



[Claim(s)]

[Claim 1] The semiconductor light emitting device of the semiconductor layer in which it is the semiconductor light emitting device in which it comes to prepare n lateral electrode and p lateral electrode which are connected to the aforementioned n type layer and p type layer, respectively while the laminating of the CHITSU-ized gallium system compound semiconductor layer which has the luminescence section including n type layer and p type layer at least on a substrate is carried out, and the aforementioned p lateral electrode is prepared whose electrode side front face is p mold Inx Ga1-x N (0< x<1) at least.

[Claim 2] The semiconductor light emitting device according to claim 1 whose composition ratio x of Above In is 0 < x <= 0.5.

[Claim 3] The semiconductor light emitting device of the semiconductor layer in which it is the semiconductor light emitting device in which it comes to prepare n lateral electrode and p lateral electrode which are connected to the aforementioned n type layer and p type layer, respectively while the laminating of the CHITSU-ized gallium system compound semiconductor layer which has the luminescence section including n type layer and p type layer at least on a substrate is carried out, and the aforementioned p lateral electrode is prepared whose electrode side front face is p type GaAs or p type GaP at least.

[Claim 4] While the laminating of the CHITSU-ized gallium system compound semiconductor layer which has the luminescence section including n type layer and p type layer at least on a substrate is carried out It is the semiconductor light emitting device in which it comes to prepare n lateral electrode and p lateral electrode which are connected to the aforementioned n type layer and p type layer, respectively. The semiconductor light emitting device of the semiconductor layer in which the aforementioned p lateral electrode is prepared whose electrode side front face is p type Iny Ga1-y As (0 < y < 1) or p mold Iny Ga1-y P (0 < y < 1) at least.

[Detailed Description of the Invention]
[0001]

[Industrial Application] this invention relates to a semiconductor light emitting device. It is related with the semiconductor light emitting device using the suitable CHITSU-ized gallium system compound semiconductor for blue luminescence in more detail.

[0002] A CHITSU-ized gallium (GaN) system compound semiconductor is III here. The compound of Ga of a group element, and N of V group element, or III The semiconductor which consists of a compound which a part of N of the thing which a part of Ga of a group element replaced by other III group elements, such as aluminum and In, and/or V group element replaced by other V group elements, such as P and As, is said.

[0003] Moreover, a semiconductor light emitting device means the semiconductor device which generates light, such as light emitting diode (henceforth Light Emitting Diode) which has double heterojunctions, such as pn junction or pin, a super luminescent diode (SLD), or a semiconductor laser diode (LD).

[0004]

[Description of the Prior Art] Conventionally, by having obtained red and the p type semiconductor layer of low resistance which carried out the dopant of Mg, using a CHITSU-ized gallium system compound semiconductor in recent years although it compared green, and brightness is small and the difficulty was in utilization, brightness of blue Light Emitting Diode improves and it is basking in the limelight.

[0005] The process of Light Emitting Diode of the conventional CHITSU-ized gallium system is performed at a process as shown below, and shows the perspective diagram of Light Emitting Diode using the completed CHITSU-ized gallium system compound semiconductor to drawing 4.

[0006] To the substrate 21 which consists of sapphire (aluminum2 O3 single crystal) etc., at 400-700-degree C low temperature First, an organometallic compound vapor growth It is carrier gas H2 by (it is hereafter called the MOCVD method). Trimethylgallium which is organometallic compound gas SiH4 as (it is hereafter called TMG), ammonia (NH3), and a dopant It supplies. etc. -- About 0.01-0.2 micrometers of low-temperature buffer layers 22 which consist of an n type GaN layer are formed, and about 2-5 micrometers of elevated-temperature buffer layers 23 which subsequently supply the 700-1200-degree C same gas at an elevated temperature, and consist of GaN of n type of the same composition are formed.

[0007] Subsequently, the material gas of a trimethylaluminum (henceforth TMA) is further added to the above-mentioned gas, the n type Alr Ga1-r N

(0< r<1) layer containing Si of n type dopant is formed, and about 0.1-0.3 micrometers of n type clad layers 24 for double heterojunction formation are formed.

[0008] Next it replaces with TMA of the above-mentioned material gas, trimethylindium (henceforth TMI) is introduced, and about 0.05-0.1 micrometers of material 25 to which bandgap energy becomes small from that of a clad layer, for example, the barrier layer which consists of Ins Gals N (0< s<1), is formed.

[0009] Furthermore, it is impurity material gas with the gas of the same raw material as the gas used for formation of n type clad layer 24 SiH4 It replaces with, the bis(cyclopentadienyl) magnesium (henceforth Cp2 Mg) or dimethyl zinc (henceforth DMZn) for Mg or Zn as a p type impurity is added, it introduces into a coil, and the vapor growth of the p type Alr Ga1-r N layer which is p type clad layer 26 is carried out. Thereby, a double heterojunction is formed of n type clad layer 24, a barrier layer 25, and p type clad layer 26. [0010] Subsequently, for contact layer 27 formation, Cp2 Mg or DMZn is supplied as impurity material gas by the same gas as the above-mentioned buffer layer 23, and 0.3-2 micrometers of p type GaN layers are grown up. [0011] the it back SiO2 and Si 3N4 A protective coat is prepared all over the growth phase front face of a semiconductor layer. etc. -- After performing 400-800 degrees C and 20 - 60-minute room [about] annealing, attaining activation of p type clad layer 26 and the cap layer 27 and removing a protective coat, in order to form the electrode by the side of n, Apply a resist, perform patterning, dry etching removes a part of each grown-up semiconductor layer, and the buffer layer 23 or n type clad layer 24 which is an n type GaN layer is exposed. The Light Emitting Diode chip is formed by forming the electrode 30 by the side of n, and the electrode 29 by the side of p by sputtering etc., and carrying out dicing.

[0012]

[Problem(s) to be Solved by the Invention] Although the GaN layer is used as a contact layer 27 in which p lateral electrode is prepared in the semiconductor light emitting device using the conventional CHITSU-ized gallium system compound semiconductor The energy gap of the conduction band of metals, such as Au, an alloy of Au and Zn, etc. which are used as being influenced by change of surface level and an electrode, and the valence

band of GaN for the reasons of a large thing etc. There is a problem that the contact resistance of an electrode metal and a contact layer is not stabilized as a result, and contact resistance becomes large, and operating voltage becomes high. This problem originates in the basic problem that carrier concentration of p type layer cannot be made high, it is the semiconductor laser which restricts a current pouring field in the shape of a stripe further, and by the type which forms the width of face of an electrode in a stripe configuration, since the touch area of an electrode becomes small, it becomes remarkable especially.

[0013] this invention solves such a problem, and the contact resistance of p lateral electrode and a contact layer is small, and it is low operating voltage, and aims at offering the semiconductor light emitting device from which a big output is obtained.

[0014]

[Means for Solving the Problem] While the laminating of the CHITSU-ized gallium system compound semiconductor layer which has the luminescence section including n type layer and p type layer at least on a substrate is carried out, the semiconductor light emitting device of this invention It is the semiconductor light emitting device in which it comes to prepare n lateral electrode and p lateral electrode which are connected to the aforementioned n type layer and p type layer, respectively. Even if there are few semiconductor layers in which the aforementioned p lateral electrode is prepared, on an electrode side front face p mold Inx Ga1-x N (0< x<1), p type GaAs, p type GaP, p type Iny Ga1-y As (0< y<1), or Iny Ga1-y P (0< y<1) is prepared.

[0015] Since the problem of a stacking fault cannot appear and it can lower contact resistance that the composition ratio x of In of the aforementioned Inx Ga1-x N is 0 < x <= 0.5, it is desirable.

[0016]

[Function] Since Inx Ga1-x N, GaAs, GaP, Iny Ga1-y As, or Iny Ga1-y P is used for the front face of a contact layer in which p lateral electrode is prepared according to the semiconductor light emitting device of this invention, the contact resistance of a semiconductor layer and an electrode becomes small. Namely, since bandgap energy (forbidden-band width of face) cannot oxidize easily small from GaN, it is hard to generate surface level and,

as for these semiconductor layers, such as Inx Ga1-x N, (contact resistance) becomes small in the difficulty of flowing of the current by the electron by surface level, or the hole trap. Moreover, semiconductor layers, such as Inx Ga1-x N, have small bandgap energy (forbidden-band width of face) compared with GaN, the energy gap of the energy level of the conduction band of the metal as an electrode and the valence band of a semiconductor layer is small, and an electron hole tends to flow. Although the gap has arisen in the energy level of a valence band between the Inx Ga1-x N layer and the GaN layer The energy gap Ev of an electrode metal and a GaN layer is the energy gap Ev1 of a metal and an Inx Ga1-x N layer. Energy gap Ev2 of an Inx Ga1-x N layer and a GaN layer Since it is divided, Small energy gap Ev1 The overcome electron hole or electron is the small energy gap Ev2. That what is necessary is just to get over further, since it is not necessary to overcome the directly big energy gap Ev, contact resistance becomes small seemingly.

[0017] Since bandgap energy (forbidden-band width of face) cannot oxidize easily small like [GaP / GaAs or] Inx Ga1-x N, it is hard to produce surface level, and bandgap energy is smaller than Inx Ga1-x N, and contact resistance becomes small further.

[0018] Moreover, Iny Ga1-y As or Iny Ga1-y P carries out the operation which carries out the role to which In makes small further bandgap energy (forbidden-band width of face), and makes contact resistance small further like the above-mentioned Inx Ga1-x N. In this case, although it shifts more greatly about grid adjustment than Inx Ga1-x N, the effect of bandgap energy reduction is larger. Moreover, p type carrier concentration is also raised more.

[0019]

[Example] The semiconductor light emitting device of this invention is explained referring to an accompanying drawing next.

[0020] Drawing 1 is drawing in which cross-section explanatory drawing of one example of the semiconductor light emitting device of this invention and drawing 2 show the process explanatory drawing, and drawing 3 shows the contact layer of the semiconductor light emitting device of drawing 1, and the energy band of p lateral electrode.

[0021] As shown in drawing 1, one example of the semiconductor light

emitting device of this invention For example, sapphire () [aluminum2] O3 The about 0.01-0.2 micrometers low-temperature buffer layer 2 which consists of n type GaN etc. on the substrates 1, such as a single crystal, the about 2-5 micrometers elevated-temperature buffer layer 3, the about 0.1-0.3-micrometer lower clad layer 4 which consists of n type Alr Ga1-r N (0< r<1), a non dope Or it consists of an n type or p type Ins Ga1-s N (0< s<1). Bandgap energy is smaller than the lower clad layer 4. The about 0.1-0.3micrometer up clad layer 6 which is p type in the same composition as the about 0.05-0.1-micrometer barrier layer 5 with a large refractive index, and the lower clad layer 4, the GaN layer 11 of about 0.3-2-micrometer p type which is a low resistive layer in the same composition as buffer layers 2 and 3 And the laminating of the contact layer 7 which consists of an Inx Ga1-x N (0 < x < 1) layer 12 of about 0.05-0.2-micrometer p type prepared in the frontface side is carried out one by one. The n lateral electrode 9 is formed in n type clad layer 4 or the elevated-temperature buffer layer 3 which ********ed and exposed to the Inx Ga1-x N layer 12 of the front face of the contact layer 7 a part of p lateral electrode 8 and semiconductor layer by which the laminating was carried out, and the chip of the semiconductor laser of this invention is formed.

[0022] The semiconductor light emitting device of this invention has the feature in the laminating of the CHITSU-ized gallium system compound semiconductor layer being carried out, the p type contact layer 7 in which the p lateral electrode 8 is formed having bandgap energy smaller than GaN, and the p type Inx Ga1-x N layer 12 which is the material which surface level cannot generate easily being formed in the front face of the GaN layer 11, and the p lateral electrode 8 being formed on the Inx Ga1-x N layer 12. Since it will become grid mismatching if mixed crystal of the In is carried out to GaN, a small material of bandgap energy is not used like a barrier layer other than an indispensable layer, and, as for using an Inx Ga1-x N layer for the contact layer 7, the way of thinking is not carried out at all, either. However, carrier concentration of p type layer could not be raised in the semiconductor light emitting device using the CHITSU-ized gallium system compound semiconductor more than constant value, but increase of the contact resistance of p type layer and p lateral electrode had become the cause of raising operating voltage and reducing luminous efficiency. this invention person conquers the problem of grid mismatching by setting to about 0.05-0.2 micrometers semiconductor layer thickness formed even if a little grid mismatching arises as a result of repeating examination wholeheartedly, finds out that the fall of contact resistance with a metal can be attained, and came to complete this invention.

[0023] Although phenomena, such as transposition generating, appear and were not desirable even if it made it the above-mentioned half-********* when using Inx Ga1-x N which made In contain as a small material of bandgap energy, and the composition ratio of In became large the composition ratio x of In -- 0 < x <= 0.5 -- contact resistance with a metal was able to be made small, without the problem of transposition generating arising preferably 0.05 <= x <= 0.3 and by making it still more preferably 0.05 <= x <= 0.2

[0024] Even if it used GaAs or GaP instead of Inx Ga1-x N as a small material of bandgap energy, contact resistance with a metal was small similarly, and moreover it was hard to generate the surface level of a semiconductor layer front face, and operation by low operating voltage was obtained. Although a GaN system differs from growth temperature, after GaAs and GaP form a GaN system, they are obtained by lowering the temperature in an MOCVD system to 500-800 degrees C, and growing up it. Moreover, although GaAs and GaP also become GaN and grid mismatching, the influence by the stacking fault becomes to some extent small by carrying out to about 0.05-0.2 micrometers in the above-mentioned thickness.

[0025] By carrying out mixed crystal of the In to GaAs or GaP further, the property of being easy to allow with the metal which can oxidize easily neither rather than aluminum nor Ga could be used, and contact resistance was able to be reduced further. In this case, the composition ratio of In can be increased about with zero to 0.5.

[0026] Below, contact resistance with p lateral electrode explains the principle which becomes small by preparing the small semiconductor layer of bandgap energy in the front face of the contact layer 7, referring to drawing 3.

[0027] Drawing 3 is drawing having shown the energy band of the contact layer 7 and the p lateral electrode 8, the left-hand side of drawing shows p

type clad layer 6 side of the contact layer 7, right-hand side shows the p lateral-electrode 8 side, the GaN layer 11 and B show the Inx Ga1-x N layer 12, and G shows [A] a part of each energy band of the p lateral electrode 8. the electrode by which drawing 3 (a) and (b) are prepared in composition of a semiconductor layer, or a semiconductor layer front face -- public funds -- according to the kind of group etc., it is what showed typically the situation which an energy level goes up on the front face of the GaN layer 11 or the Inx Ga1-x N layer 12, or falls, and the same phenomenon is shown also in the state of any It sets to drawing 3 and is P1 and P2. It is the valence band of GaN and Inx Ga1-x N, Q1, and Q2, respectively. A conduction band and R show an energy level with most electrons of an electrode metal, respectively. Moreover, P1 Q1 Gap F1 And P2 Q2 Gap F2 The bandgap energy (forbiddenband width of face) of GaN and Inx Ga1-xN is shown, respectively.

[0028] The flow of the current from p lateral electrode to a contact layer is the valence band P1 of energy level [of an electrode metal] R to GaN. Although it means that an electron hole moves Since the Inx Ga1-x N layer 12 is formed according to this invention, It is once the valence band P2 of the Inx Ga1-x N layer 12. Gap energy Ev1 Get over and an electron hole flows. Subsequently, P2 Shell P1 Gap energy Ev2 Since it is not necessary to get over and to overcome the gap energy Ev in case there is no Inx Ga1-xN at once that what is necessary is just to flow, it is easy to flow. The current in this case is a constant also including the term of temperature, respectively k1 and k2 When it carries out, it can express with exp {- (k1 Ev1+k2 Ev2)}. Thus, it is the forbidden-band width of face F2 of Inx Ga1-x N that an energy barrier is divided into two steps. Forbidden-band width of face F1 of GaN It is because it is small and is the forbidden-band width of face F1 of GaN ideally. It is desirable to use the material of about 1/2 forbidden-band width of face.

[0029] Also as for GaAs, GaP, Iny Ga1-y As, or Iny Ga1-y P, forbidden-band width of face has the same relation, and contact resistance becomes small similarly.

[0030] It explains referring to drawing 2 about the process of the semiconductor laser of drawing 1 next.

[0031] first, the substrate 1 which consists of sapphire etc. as shown in drawing 2 (a) -- the MOCVD method -- carrier gas H2 TMG which is

organometallic compound gas, and NH3 And SiH4 as a dopant etc. -- it supplies and about 2-5-micrometer 0.01-0.2 micrometers grow the low-temperature buffer layer 2 and the elevated-temperature buffer layer 3 which consist of CHITSU-ized gallium system semiconductor layers, such as an n type GaN layer, respectively

[0032] Subsequently, TMA is further added to the above-mentioned gas, and it is SiH4 about Si of n type dopant etc. About 1-2 micrometers of n type clad layers 4 contained as gas etc. are formed.

[0033] Next, as a material to which bandgap energy becomes smaller than that of a clad layer For example, replace with the above-mentioned material gas, introduce TMI, and about 0.05-0.1 micrometers of barrier layers 5 are formed. Furthermore, it is dopant gas with the gas of the same raw material as the gas used for formation of n type clad layer 4 SiH4 It replaces with, and introduces into a coil as Cp2 Mg or DMZn as a p type impurity, and the vapor growth of the p type GaN layer which is p type clad layer 6 is carried out.

[0034] Subsequently, as shown in drawing 2 (b), for the contact stratification, Cp2 Mg or DMZn is supplied as dopant gas by the same gas as the above-mentioned buffer layer 3, and the p type GaN layer 11 is grown up into the thickness of about 0.3-2 micrometers.

[0035] Furthermore, in order to make small contact resistance with p lateral electrode, TMI is added to the same material gas as the above-mentioned GaN layer 11, and the Inx Ga1-x N (0 < x < 1, for example, x = 0.1) layer 12 is formed in about 0.05-0.2 micrometers. It is because contact resistance cannot be lowered if too thin [if an Inx Ga1-x N layer is not much thick, resistance of this film itself will influence the whole, and].

[0036] Although the p type Inx Ga1-x N layer was used as a part of contact layer in the above-mentioned explanation It changes to p type Inx Ga1-x N. p type GaAs, p type GaP, It can deal in the same effect also by forming p type Iny Ga1-y As (0< y<1, for example, y= 0.2) or p mold Iny Ga1-yP (0< y<1, for example, y= 0.5) as a contact layer of the side in contact with p lateral electrode. In this case, it is obtained by lowering the temperature in an MOCVD system to 500-800 degrees C, and replacing with the above-mentioned TMI, or introducing a tertiarybutyl arsine (TBA) or a TASHARU butyl phosphine (TBP) with TMI.

[0037] the it back SiO2 and Si 3N4 etc. -- a protective coat is prepared all

over the front face of the growth phase of a semiconductor layer, annealing or electron beam irradiation (400-800 degrees C and 20 - 60-minute about room) is performed, and activation of p type clad layer 6 and the contact layer 7 is attained If annealing is completed, it will remove by carrying out wet etching of the protective coat.

[0038] Subsequently, in order to form the electrode by the side of n, apply a resist and patterning is performed. A resist film is prepared in the front face of a CHITSU-ized gallium system compound semiconductor layer on which the protective coat was removed as shown in drawing 2 (c). Dry etching removes a part of semiconductor layer, and the elevated-temperature buffer layer 3 or n type clad layer 4 which is n type layer is exposed. On the front face of the contact layer 7 of the n lateral electrode 9 which consists of metal membranes, such as aluminum electrically connected to n type layer on elevated-temperature buffer-layer 3 (or n type clad layer 4) exposed front face, and the compound semiconductor layer by which the laminating was carried out, Au, The p lateral electrode 8 which consists of metal membranes, such as an alloy of Au and Zn, is formed by sputtering etc., respectively. A semiconductor laser chip is formed by *********ing, making a part of contact layer 7 and p type clad layer into a mesa type configuration, and next, carrying out dicing to each chip according to the p lateral electrode 8.

[0039] Moreover, in the aforementioned example, although it was semiconductor laser, it is applicable about the semiconductor light emitting device of various structures, such as Light Emitting Diode of a double heterojunction, and Light Emitting Diode of pn junction. Moreover, about a CHITSU-ized gallium system compound semiconductor, it is not limited to the above-mentioned example, but what changed the composition ratio so that the bandgap energy and the refractive index of each semiconductor layer might generally be filled with AluGav In1-u-v N (0<=u<1, 0< v<=1, 0<u+v<=1) according to the target semiconductor light emitting device can be used. The same is said of what furthermore replaced a part or all of N of Alu Gav In1-u-vN by As and/or P.

[0040]

[Effect of the Invention] Since the portion of the contact layer of p lateral electrode which contacts p lateral electrode at least is formed by the semiconductor material with bandgap energy smaller than p type GaN,

while being able to make influence of surface level small according to the semiconductor light emitting device of this invention, contact resistance with p lateral electrode can be made small. Therefore, operating voltage can be made low and luminous efficiency can be raised.

[Brief Description of the Drawings]

[Drawing 1] It is cross-section explanatory drawing showing one example of the semiconductor light emitting device of this invention.

[Drawing 2] It is drawing showing the manufacturing process of the semiconductor light emitting device of drawing 1.

[Drawing 3] It is explanatory drawing of the energy band of the contact layer of the semiconductor light emitting device of drawing 1, and an electrode metal.

[Drawing 4] It is the perspective diagram showing an example of the conventional semiconductor light emitting device.

[Description of Notations]

- 4 N Type Clad Layer
- 5 Barrier Layer
- 6 P Type Clad Layer
- 7 Contact Layer
- 11 GaN Layer
- 12 Inx Ga1-X N Layer




Fig. 4






Fig. 3





(b)



(19) 日本国特許庁(JP)

(12) 公開特許公報 (A) (11) 特許出願公開番号

特開平8-97468

(43)公開日 平成8年(1996)4月12日

(51) Int. C1. 6

識別記号

С

FΙ

技術表示箇所

HO1L 33/00 H01S 3/18

審査請求 未請求 請求項の数4

庁内整理番号

ΟL

(全7頁)

(21)出願番号

特願平6-233179

(22) 出願日

平成6年(1994)9月28日

(71)出願人 000116024

ローム株式会社

京都府京都市右京区西院溝崎町21番地

(72)発明者 尺田 幸男

京都市右京区西院溝崎町21番地 ローム株

式会社内


(74)代理人 弁理士 河村 洌 (外2名)

(54) 【発明の名称】半導体発光素子

(57) 【要約】

【目的】 p側電極とコンタクト層の接触抵抗を小さく して、動作電圧の低い半導体発光索子を提供する。

【構成】 基板1上に少なくともn型層およびp型層を 含み発光部を有するとともに、チッ化ガリウム系化合物 半導体層3、4、5、6が積層され、前記n型層および p型層にそれぞれ接続されるn側電極9およびp側電極 8が設けられてなる半導体発光素子であって、前記 p 側 電極が設けられるコンタクト層7の表面がp型Inx G a_{1-x} N (0 < x < 1)、p型GaAs、p型GaP、 p型In,Gai-y As (0 < y < 1) またはp型In y Ga_{1-y} P (0 < y < 1) である。



- 4 n型クラッド層
- 5 活性層
- p型クラッド層
- コンタクト層
- 11 GaN層
- In, Ga₁₋, N層 12

10

【特許請求の範囲】

【請求項1】 基板上に少なくともn型層およびp型層を含み発光部を有するチッ化ガリウム系化合物半導体層が積層されるとともに、前記n型層およびp型層にそれぞれ接続されるn側電極およびp側電極が設けられてなる半導体発光素子であって、前記p側電極が設けられる半導体層の少なくとも電極側表面がp型In_x Ga_{1-x} N (0 < x < 1) である半導体発光素子。

【請求項2】 前記Inの組成比xが0<x≦0.5である請求項1記載の半導体発光素子。

【請求項3】 基板上に少なくともn型層およびp型層を含み発光部を有するチッ化ガリウム系化合物半導体層が積層されるとともに、前記n型層およびp型層にそれぞれ接続されるn側電極およびp側電極が設けられてなる半導体発光素子であって、前記p側電極が設けられる半導体層の少なくとも電極側表面がp型GaAsまたはp型GaPである半導体発光素子。

【請求項4】 基板上に少なくともn型層およびp型層を含み発光部を有するチッ化ガリウム系化合物半導体層が積層されるとともに、前記n型層およびp型層にそれ 20 ぞれ接続されるn側電極およびp側電極が設けられてなる半導体発光素子であって、前記p側電極が設けられる半導体層の少なくとも電極側表面がp型In、Ga1-、P(0<y<1)である半導体発光素子。

【発明の詳細な説明】

[0.0.01]

【産業上の利用分野】本発明は半導体発光素子に関する。 さらに詳しくは、骨色発光に好適なチッ化ガリウム 系化合物半導体を用いた半導体発光素子に関する。

【0002】ここにチッ化ガリウム(GaN)系化合物 半導体とは、III 族元素のGaとV族元素のNとの化合 物またはIII 族元素のGaの一部がAl、Inなど他の III族元素と置換したものおよび/またはV族元素のN の一部がP、Asなど他のV族元素と置換した化合物か らなる半導体をいう。

【0003】また、半導体発光素子とは、pn接合またはpinなどダブルヘテロ接合を有する発光ダイオード(以下、LEDという)、スーパルミネッセントダイオード(SLD)または半導体レーザダイオード(LD)などの光を発生する半導体素子をいう。

[0004]

【従来の技術】従来、青色のLEDは、赤色や緑色に比べて輝度が小さく実用化に難点があったが、近年チッ化ガリウム系化合物半導体を用い、Mgをドーパントした低抵抗のp型半導体層がえられたことにより、輝度が向上し脚光をあびている。

【0005】従来のチッ化ガリウム系のLEDの製法はつぎに示されるような工程で行われ、その完成したチッ化ガリウム系化合物半導体を用いたLEDの斜視図を図 50

4に示す。

【0006】まず、サファイア($A1_2O_3$ 単結晶)などからなる基板 21に $400\sim700$ ℃の低温で有機金属化合物気相成長法(以下、MOCVD法という)によりキャリアガス H_2 とともに有機金属化合物ガスであるトリメチルガリウム(以下、TMGという)、アンモニア(NH_3)およびドーパントとしての SiH_4 などを供給し、n型のGaN層からなる低温バッファ層 22を0.01 \sim 0.2 μ m程度形成し、ついで $700\sim$ 1200 ℃の高温で同じガスを供給し同じ組成のn型のGaNからなる高温バッファ層 23を $2\sim5$ μ m程度形成する。

2

【0007】ついで前述のガスにさらにトリメチルアルミニウム (以下、TMAという) の原料ガスを加え、n型ドーパントのSiを含有したn型Al、Gal、N (0<r<1) 層を成膜し、ダブルヘテロ接合形成のためのn型クラッド層24を0.1~0.3 μ m程度形成する。

【0009】さらに、n型クラッド層24の形成に用いたガスと同じ原料のガスで不純物原料ガスをSiH。に代えてp型不純物としてのMgまたは2nのためのビスシクロペンタジエニルマグネシウム(以下、Cp2 Mgという)またはジメチル亜鉛(以下、DMZnという)30を加えて反応管に導入し、p型クラッド層26であるp型Al。Gal。N層を気相成長させる。これによりn型クラッド層24と活性層25とp型クラッド層26とによりダブルへテロ接合が形成される。

【0010】ついでコンタクト層27形成のため、前述のバッファ層23と同様のガスで不純物原料ガスとして Cp_2 MgまたはDM2nを供給してp型のGa N層を $0.3\sim 2~\mu$ m成長させる。

【0011】そののちSiO2、SisN4などの保護膜を半導体層の成長層表面全面に設け、400~800 40 ℃、20~60分間程度のアニールを行い、p型クラッド層26およびキャップ層27の活性化を図り、保護膜を除去したのち、n側の電極を形成するため、レジストを塗布してパターニングを行い、成長した各半導体層の一部をドライエッチングにより除去してn型GaN層であるバッファ層23またはn型クラッド層24を露出させ、n側の電極30、p側の電極29をスパッタリングなどにより形成し、ダイシングすることによりLEDチップを形成している。

[0012]

【発明が解決しようとする課題】従来のチッ化ガリウム

系化合物半導体を用いた半導体発光素子では、p側電極が設けられるコンタクト層27としてGaN層が用いられているが、表面準位の変動に影響されること、電極として用いられるAuやAuとZnの合金などの金属の伝導帯とGaNの価電子帯とのエネルギーギャップが大きいことなどの理由により、結果的に電極金属とコンタクト層との接触抵抗が安定せずかつ、接触抵抗が大きくなり動作電圧が高くなるという問題がある。この問題はp型層のキャリア濃度を高くできないという基本問題に起因し、さらに電流注入領域をストライプ状に制限する半10導体レーザで、電極の幅をストライプ形状に形成するタイプでは電極の接触面積が小さくなるため、とくに顕著となる。

【0013】本発明はこのような問題を解決し、p側電極とコンタクト層との接触抵抗が小さく、低い動作電圧で、大きな出力がえられる半導体発光素子を提供することを目的とする。

[0014]

【課題を解決するための手段】本発明の半導体発光素子は、基板上に少なくともn型層およびp型層を含み発光 20部を有するチッ化ガリウム系化合物半導体層が積層されるとともに、前記n型層およびp型層にそれぞれ接続されるn側電極およびp側電極が設けられてなる半導体発光素子であって、前記p側電極が設けられる半導体層の少なくとも電極側表面にp型 In_x Ga_{1-x} N (0 < x < 1) またはp型Ga As もしくはp2Fu As (0 < y < 1) もしくは In_y Ga_{1-y} P (0 < y < 1) が設けられている。

【0015】前記 In_x Ga_{1-x} No In o 組成比x が $0 < x \le 0$. 5 であることが、格子不整の問題が現われ 30 ることがなく、接触抵抗を下げることができるため好ましい。

[0016]

【作用】本発明の半導体発光素子によれば、 p 側電極が 設けられるコンタクト層の表面にInx Ga1-x Nまた はGaAsもしくはGaPまたはIn, Ga1-, Asも しくは In、Ga1-v Pが用いられているため、半導体 層と電極との接触抵抗が小さくなる。すなわち、Inx Ga1-x Nなどのこれらの半導体層はGaNよりバンド ギャップエネルギー (禁制帯幅) が小さく酸化されにく いため、表面準位が発生しにくく、表面準位による電子 や正孔のトラップによる電流の流れにくさ(接触抵抗) が小さくなる。また Inx Gai-x Nなどの半導体層は GaNに比べてバンドギャップエネルギー(禁制帯幅) が小さく、電極としての金属の伝導帯のエネルギー準位 と半導体層の価電子帯とのエネルギーギャップが小さく 正孔が流れ易い。Inx Gaix N層とGa N層とのあ いだには価電子帯のエネルギー準位にギャップが生じて いるが、電極金属とGaN層とのエネルギーギャップE 、は金属とIn、Ga₁-x N層とのエネルギーギャップ 50

 E_{v1} と I_{nx} G a_{1-x} N層とG a N層とのエネルギーギャップ E_{v2} とに分割されているため、小さいエネルギーギャップ E_{v1} を乗り越えた正孔または電子は小さいエネルギーギャップ E_{v2} をさらに乗り越えればよく、直接大きなエネルギーギャップ E_{v2} を乗り越えなくてもよいため、見掛け上接触抵抗が小さくなる。

【0017】 GaAsやGaPについても In_xGa_{1-x} Nと同様にバンドギャップエネルギー (禁制帯幅) が小さく酸化されにくいため、表面準位が生じにくく、またバンドギャップエネルギーは In_xGa_{1-x} Nよりも小さく、一層接触抵抗が小さくなる。

【0018】また In_x Ga_{1-x} As もしくは In_x Ga_{1-x} P は前述の In_x Ga_{1-x} N と同様に In がさらにバンドギャップエネルギー(禁制帯幅)を小さくする役割をし、一層接触抵抗を小さくする作用をする。このばあい、格子整合については In_x Ga_{1-x} N よりも大きくずれるが、バンドギャップエネルギー減少の効果の方が大きい。また p 型キャリア 濃度もより上げられる。【0019】

【実施例】つぎに添付図面を参照しながら本発明の半導 体発光素子を説明する。

【0020】図1は本発明の半導体発光素子の一実施例の断面説明図、図2はその工程説明図、図3は図1の半導体発光素子のコンタクト層とp側電極のエネルギーバンドを示す図である。

【0021】図1に示されるように、本発明の半導体発 光素子の一実施例は、たとえばサファイア (Al2 O3 単結晶)などの基板1上にn型のGaNなどからなる 0.01~0.2μm程度の低温バッファ層2、2~5 μm程度の髙温バッファ層 3、n型のAlr Gai-r N (0 < r < 1) からなる 0. 1~0. 3 μ m程度の下部 クラッド層4、ノンドープまたはn型もしくはp型の I n Ga1-N (0 < s < 1) からなり、下部クラッド 層4よりバンドギャップエネルギーが小さく、屈折率の 大きい0.05~0.1 µ m程度の活性層 5、下部クラ ッド層4と同じ組成でp型である0.1~0.3μm程 度の上部クラッド層6、バッファ層2、3と同じ組成で 低抵抗層である0.3~2μm程度のp型のGaN層1 1およびその表面側に設けられた 0. 05~0. 2 μ m 程度のp型のInx Gai-x N (0 < x < 1) 層 1 2 か らなるコンタクト層7が順次積層され、コンタクト層7 の表面の In 、 Gai- 、 N層 12 に p 側電極 8、 積層さ れた半導体層の一部をエッチングして露出したn型クラ ッド層4または高温バッファ層3にn側電極9が設けら れて、本発明の半導体レーザのチップが形成されてい

【0022】本発明の半導体発光素子はチッ化ガリウム 系化合物半導体層が積層され、p側電極8が設けられる p型のコンタクト層7がGaNよりもバンドギャップエ ネルギーが小さく、かつ、表面準位の発生しにくい材料 である、たとえばp型のInェGai-エN層12がGa N層11の表面に設けられ、In Ga1-x N層12上 にp側電極8が設けられていることに特徴がある。Ga NにInを混晶させると格子不整合になるため、活性層 のようにバンドギャップエネルギーの小さい材料が不可 欠な層以外には使用されず、コンタクト層7にInx G a_{1-x} N層を用いることは全然発想もされていない。し かしチッ化ガリウム系化合物半導体を用いた半導体発光 素子では p 型層のキャリア濃度を一定値以上に上げるこ とができず、p型層とp側電極との接触抵抗の増大が動 10 作電圧を上げ発光効率を低下させる原因となっていた。 本発明者は鋭意検討を重ねた結果、少々の格子不整合が 生じても成膜される半導体層の厚さを0.05~0.2 μm程度にすることにより格子不整合の問題を克服し、 金属との接触抵抗の低下を達成できることを見出し、本 発明を完成するに至った。

【0023】バンドギャップエネルギーの小さい材料としてInを含有させたIn、 Ga_{1-x} Nを用いるばあい、Inの組成比が大きくなると、前述の半導層の厚さにしても転位発生などの現象が現われ好ましくなかった 20が、Inの組成比xを $0< x \le 0$. 5、好ましくは0. $05 \le x \le 0$. 3、さらに好ましくは0. $05 \le x \le 0$. 2にすることにより転位発生の問題が生じることもなく、金属との接触抵抗を小さくすることができた。

【0024】バンドギャップエネルギーの小さい材料としてInxGal-xNの代りにGaAsまたはGaPを用いても同様に金属との接触抵抗が小さく、しかも半導体層表面の表面準位も発生しにくく、低い動作電圧での動作がえられた。GaAsやGaPはGaN系と成長温度が異なるが、GaN系を成膜したのち、MOCVD装 30置内の温度を500~800℃に下げて成長させることによりえられる。またGaAsやGaPもGaNと格子不整合になるが、前述の厚さ0.05~0.2μm程度にすることにより格子不整による影響はある程度小さくなる。

【0025】 GaAs やGaPにさらに In を混晶させることにより、A1 やGa よりも酸化されにくい金属と合金化しやすいという特性を利用することができ、一層接触抵抗を低減させることができた。このばあい、In の組成比を $0\sim0.5$ 程度と増やすことができる。

【0026】つぎに、図3を参照しながらバンドギャップエネルギーの小さい半導体層をコンタクト層7の表面に設けることにより、p側電極との接触抵抗が小さくなる原理について説明する。

【0027】図3はコンタクト層7とp側電極8のエネルギーバンドを示した図で、図の左側がコンタクト層7のp型クラッド層6側、右側がp側電極8側を示し、AがGaN層11、BがIn、Ga_{1-x} N層12、Gがp側電極8の一部のそれぞれのエネルギーバンドを示す。図3(a)、(b)は半導体層の組成や半導体層表面に 50

設けられる電極用金属の種類などによってGaN = 11 や $In_*Ga_{1-*}N = 12$ の表面でエネルギー準位が上がったり下がったりする状況を模式的に示したもので、いずれの状態でも同様の現象を示す。図3において、 P_1 、 P_2 はそれぞれGaNおよび $In_*Ga_{1-*}N$ の価電子帯、 Q_1 、 Q_2 はそれぞれ伝導帯、Rは電極金属の電子が最も多いエネルギー準位を示す。また P_1 と Q_1 のギャップ P_1 および P_2 と Q_2 のギャップ P_2 はそれぞれGaNおよび P_3 と P_4 でいることではそれぞれ P_5 はそれぞれ P_4 を P_5 を P_6 を示す。

【0028】p側電極からコンタクト層への電流の流れ は電極金属のエネルギー準位RからGaNの価電子帯P 1 へ正孔が移動することを意味するが、本発明によれば Ing Gai-x N層12が設けられているため、一旦I n 、G a 1-x N層 1 2 の価電子帯 P 2 にギャップエネル ギーE、1 を乗り越えて正孔が流れ、ついでP2 からP 1 へのギャップエネルギーE v2 を乗り越えて流れれば よく、In、Ga1-xNがないばあいのギャップエネル ギーE、を一度に乗り越える必要がないため流れ易い。 このばあいの電流は温度の項も含んだ定数をそれぞれk ı、k2とすると、ехр {- (k1 E v1 + k2 E 、2))で表わせる。このようにエネルギー障壁が2段 に分割されるのは Inx Ga1-x Nの禁制帯幅F2 がG a Nの禁制帯幅F1より小さいためであり、理想的には GaNの禁制帯幅F1の1/2程度の禁制帯幅の材料を 用いることが望ましい。

【0029】GaAsもしくはGaPまたはIn, Ga 1-, AsもしくはIn, Ga1-, Pも禁制帯幅が同様の 関係にあり、同じように接触抵抗が小さくなる。

【0030】つぎに図1の半導体レーザの製法について図2を参照しながら説明する。

【0032】ついで前述のガスにさらにTMAを加え、 40 n型ドーパントのSiなどをSi H。ガスなどとして含有したn型クラッドB4を $1\sim2\mu$ m程度形成する。

【0033】つぎに、バンドギャップエネルギーがクラッド層のそれより小さくなる材料として、たとえば前述の原料ガスに代えてTMIを導入し、活性層5を0.05~0.1 μ m程度形成し、さらに、n型クラッド層4の形成に用いたガスと同じ原料のガスでドーパントガスを SiH_4 に代えてp型不純物として Cp_2 MgまたはDMZ n として反応管に導入し、p型クラッド層6 であるp型GaN n

【0034】ついで図2(b)に示されるように、コン

【0035】さらに、p側電極との接触抵抗を小さくするために前述のGaN層11と同様の原料ガスにTMIを加えて $In_xGa_{1-x}N$ (0< x<1、たとえばx=0.1)層12を $0.05\sim0.2$ μ m程度に形成する。あまり In_xGa_{1-x} N層が厚いとこの膜自体の抵抗が全体に影響し、薄すぎると接触抵抗を下げることが 10できないからである。

【0036】前述の説明では、コンタクト層の一部としてp型のInx Gai-x N層を用いたが、p型のInx Gai-x Nにかえて、p型GaAs、p型GaP、p型Inx Gai-x As (0<y<1、たとえばy=0.2)またはp型Inx Gai-xP(0<y<1、たとえばy=0.5)をp側電極に接触する側のコンタクト層として形成することによっても同様の効果をうることができる。このばあいMOCVD装置内の温度を500~800℃に下げ、前述のTMIに代えて、またはTMIとともにターシャリプチルアルシン(TBA)またはターシャルプチルホスフィン(TBP)を導入することによりえられる。

【0037】そののちSiO2、Si3N4などの保護膜を半導体層の成長層の表面全面に設け、400~800℃、20~60分間程度のアニールまたは電子線照射を行い、p型クラッド層6およびコンタクト層7の活性化を図る。アニールが完了すると、保護膜をウエットエッチングすることにより除去する。

【0038】ついで、n側の電極を形成するため、レジ 30 ストを塗布してパターニングを行い、図2 (c)に示されるように保護膜の除去されたチッ化ガリウム系化合物半導体層の表面にレジスト膜を設け、半導体層の一部をドライエッチングにより除去し、n型層である高温バッファ層3またはn型クラッド層4を露出させ、露出した高温バッファ層3 (またはn型クラッド層4) 表面でn型層に電気的に接続されるAlなどの金属膜からなるn側電極9、積層された化合物半導体層のコンタクト層7の表面にAu、AuとZnの合金などの金属膜からなるp側電極8を、それぞれスパッタリングなどにより形成 40

する。つぎに、p側電極8に合わせてコンタクト層7およびp型クラッド層の一部をエッチングしてメサ型形状にし各チップにダイシングすることにより半導体レーザチップが形成される。

【0039】また、前記実施例では半導体レーザであったが、ダブルヘテロ接合のLEDやpn接合のLEDなど種々の構造の半導体発光素子についても、前述の例に限定されず、一般に $A1_uGa_vIn_{1-u-v}N$ (0 \le u<1、0< $v\le1$ 、0<u+ $v\le1$) で目的の半導体発光素子に応じて各半導体層のバンドギャップエネルギーや屈折率を満たすように組成比を変えたものを用いることができる。さらに $A1_uGa_vIn_{1-u-v}N$ のNの一部または全部をAsおよび/またはPで置換したものでも同様である。

[0040]

【発明の効果】本発明の半導体発光素子によれば、p側電極のコンタクト層の少なくともp側電極に接触する部分をp型GaNよりもバンドギャップエネルギーの小さい半導体材料で形成しているので、表面準位の影響を小さくすることができるとともにp側電極との接触抵抗を小さくすることができる。したがって、動作電圧を低くすることができ、発光効率を向上させることができる。

【図面の簡単な説明】

【図1】本発明の半導体発光素子の一実施例を示す断面 説明図である。

【図2】図1の半導体発光素子の製造工程を示す図である。


【図3】図1の半導体発光素子のコンタクト層と電極金 属とのエネルギーバンドの説明図である。

【図4】従来の半導体発光素子の一例を示す斜視図である。

【符号の説明】


- 4 n型クラッド層
- 5 活性層
- 6 p型クラッド層
- 7 コンタクト層
- 11 GaN層
- 12 In x Ga_{1-x} N層


【図1】




- 4 n型クラッド層
- 5 活件图
- 6 p型クラッド層
- 7 コンタクト間
- 11 GaN層
- 12 In Gal-INM


【図2】








【図4】




【図3】





(b)



This Page Blank (uspto)

Page Blank (uspto)